Entry № 041-8 / V-472 · 0:00 synced

The Sneaky Thing About PCI Express - CPU vs. Chipset

Techquickie@techquickie805.8K viewsNov 30, 20205:00
Source
YT
Views
805.8K
Subscribers
4.3M
Critic
?
Audience
?

0 up · 0 down · 0 ratings

Promos

Check out the SteelSeries Aerox 3 Wireless at steelseries.com Learn about why all PCI Express lanes aren't the same. Leave a reply with your requests for future episodes, or tweet them here: twitter.com ►GET MERCH: lttstore.com ►SUPPORT US ON FLOATPLANE: floatplane.com ►LTX EXPO: ltxexpo.com AFFILIATES & REFERRALS --------------------------------------------------- ►Affiliates, Sponsors & Referrals: lmg.gg ►Private Internet Access VPN: lmg.gg ►MK Keyboards: lmg.gg ►Nerd or Die Stream Overlays: lmg.gg ►NEEDforSEAT Gaming Chairs: lmg.gg ►Displate Metal Prints: lmg.gg ►Epic Games Store (LINUSMEDIAGROUP): lmg.gg ►Official Game Store: nexus.gg ►Amazon Prime: lmg.gg ►Audible Free Trial: lmg.gg ►Our Gear on Amazon: geni.us FOLLOW US ELSEWHERE --------------------------------------------------- Twitter: twitter.com Facebook: @LinusTech Instagram: @linustech Twitch: twitch.tv FOLLOW OUR OTHER CHANNELS --------------------------------------------------- Linus Tech Tips: lmg.gg TechLinked: lmg.gg ShortCircuit: lmg.gg LMG Clips: lmg.gg Channel Super Fun: lmg.gg Carpool Critics: lmg.gg

Start
AI OverviewDefault language

The video explains that PCI Express lanes are not all equal and that the way lanes are routed in a system matters for performance. It starts by showing common ways to connect PCIe devices, such as graphics cards in slots and NVMe drives in M.2, and quickly introduces the core distinction between CPU-direct PCIe lanes and chipset PCIe lanes. The host clarifies that consumer CPUs typically provide 16 to 20 lanes directly from the CPU for best graphics performance, while the chipset offers many additional lanes for peripherals like SATA, USB, and ethernet, but those chipset lanes must travel back to the CPU over a relatively narrow link. This back-channel can introduce latency and bandwidth contention when a heavy device like an GPU or multiple high-bandwidth peripherals are used simultaneously. The discussion emphasizes that while chipset lanes are sufficient for everyday tasks, high-performance scenarios benefit from dedicating CPU-direct lanes to the graphics card and keeping I/O-intensive devices separate to avoid bottlenecks. The video also covers practical implications such as M.2 NVMe devices sharing bandwidth with SATA ports when routed through the chipset, and notes upcoming CPU lane enhancements on Intel and existing lane abundance on AMD Ryzen platforms. The speaker ends by highlighting that higher-end CPUs with more CPU-direct lanes provide headroom for multi-card setups and faster storage, while sponsors are briefly integrated into the flow of the content.

Topics · technology · hardware · computer-science · pc-hardware

Questions answered

Why aren’t all PCI Express lanes equally fast when routed through a chipset compared to direct CPU lanes?
Chipset lanes must travel through a back-channel link to the CPU, which is narrower and introduces latency and potential bandwidth bottlenecks, especially when multiple high-bandwidth devices are active.
What configuration maximizes graphics performance on typical consumer CPUs?
Use CPU-direct PCIe lanes for the graphics card, typically 16 lanes, while keeping other high-bandwidth devices on the chipset or separate PCIe endpoints to avoid contention.
Can M.2 NVMe drives share bandwidth with SATA ports, and why does that happen?
Yes, because both can be connected through the chipset, sharing bandwidth on the same back-end channel, which can disable some SATA ports when an M.2 drive is active.